Sub100 nm channel length graphene transistors nano letters. Experimentally, sub 10 nm gate length carbon nanotube transistors have been recently manufactured via topdown approach 20. Record ion and gm,pk are achieved in d 7 nm devices with ni contact. The integration of ultrathin gate oxide, especially at sub10 nm region, is one of the principle problems in mos 2 based transistors. In this work, we demonstrate sub 10 nm uniform deposition of. The graphene transistors are fabricated using a highlydoped gan nanowire as the local gate, with the source and drain electrodes defined through a selfaligned process and the channel length defined by the nanowire size. As field effect transistors fets for advanced digital logic circuits approach the sub 10 nm gate length regime, the device structure and channel material must account for multiple mechanisms. Fieldeffect transistors with novel sandwiched ohmic contact for sub10 nm nodes.
Pdf atomically thin molybdenum disulfide mos2 is an ideal semiconductor material for fieldeffect. Dg field effect transistors fets with a record sourcedrain length lsd of 15 nm built on monolayer tch0. Mx monolayer metal oxide semiconductor fieldeffect transistors mosfets in. The graphene transistors are fabricated using a highly doped gan nanowire. By this method, ultrathin body fieldeffect transistors fets, consisting of 8.
Sub10 nm carbon nanotube transistor configuration with electron microscope images. Moreover, it has been shown that carrier transport in 2d mos2 mosfets with 10nm, and even sub10nm, channels. The graphene transistors are fabricated using a highly doped gan nanowire as the local gate with the source and drain electrodes defined through a selfaligned process and the channel length defined by the nanowire size. High quality sub10 nm highk dielectrics are deposited on top of mos 2 and evaluated using a dualgate field effect transistor configuration. Sub10 nm nanopattern architecture for 2d material field. We chose hfo 2 because of its high dielectric constant of 25, bandgap of 5. Oct, 2010 here we report high performance sub 100 nm channel length grapheme transistors fabricated using a selfaligned approach. Operating at terahertz frequencies with current saturation jiaxinzheng1,2,3,luwang3,rugequhe1,2,qihangliu 1,hongli,dapengyu1,wainingmei3,junjieshi1. Here we report, for the first time, bandtoband tunneling btbt in a sub 10 nm gnr controlled triple top gate transistor. The final results were assessed and compared in terms of its drive current i on. We report an ab initio quantum transport study on the device performance of monolayer ml black phosphorene bptfets in the sub10nm scale 610 nm. Here we report high performance sub100 nm channel length grapheme transistors fabricated using a selfaligned approach. Scaling carbon nanotube complementary transistors to 5nm gate lengths chenguang qiu, zhiyong zhang, mengmeng xiao, yingjun yang, donglai zhong, lianmao peng highperformance topgated carbon nanotube fieldeffect transistors cnt fets with a gate length of 5 nanometers can be fabricated that perform better than silicon.
The integration of sub10 nm gate oxide on mos 2 with. Sub 10 nm diameter nanowires with a high yield and mechanical stability have been achieved. Structure and electrical characteristics of graphene field. The length of the scaffold dna is typically constrained within 100nm, thus. Characteristics optimization of sub10 nm double gate transistors yiming li1,2, jamwem lee1, and hongmu chou3 1departmenet of nano device technology, national nano device laboratories 2microelectronics and information systems research center, national chiao tung university 3department of electrophysics, national chiao tung university p. Towards sub10 nm diameter ingaas vertical nanowire. Mos2 fieldeffect transistor with sub10 nm channel length. In this study, the doublegate junctionless jl graphene nanoribbon fieldeffect transistor gnrfet and its conventional.
The onstate current, delay time, and power dissipation of the optimal sub. In particular, graphene based transistors have developed rapidly and are now considered an option. Pdf nonlinear currentvoltage characteristics and enhanced. Sub10 nm diameter nanowires with a high yield and mechanical stability have been achieved. Design and analysis of sub10 nm junctionless finshaped. Scaling carbon nanotube complementary transistors to 5 nm gate lengths. Comparison between top gate hfo2 and an al2o3hfo2 bilayer shows significant improvement in device performance due to the insertion of the thin al2o3 layer. The realization of sub 10 nm gaps derives from a corrosion crack along the cleavage plane of bi2o3. High quality sub 10 nm highk dielectrics are deposited on top of mos2 and evaluated using a dual gate field effect transistor configuration. Under the optimal schemes, the ml bp tfets show excellent device performance along the armchair transport direction. Experimentally, sub10 nm gate length carbon nanotube transistors have been recently manufactured via topdown approach 20.
Characteristics optimization of sub 10 nm double gate transistors yiming li1,2, jamwem lee1, and hongmu chou3 1departmenet of nano device technology, national nano device laboratories 2microelectronics and information systems research center, national chiao tung university 3department of electrophysics, national chiao tung university. This is the first demonstration of vnw transistors of any kind in any semiconductor system with d 10 nm. The tfet is a pin junction in the reverse bias configuration where the intrinsic region is modulated by a gate. The integration of ultrathin gate oxide, especially at sub 10 nm region, is one of the principle problems in mos 2 based transistors. Operating at terahertz frequencies with current saturation. Mos2 fieldeffect transistor with sub 10 nm channel length. Atomic layer deposition of sub10 nm highk gate dielectrics. Mos2 fieldeffect transistor with sub10 nm channel length nano. Pdf sub10 nm graphene nanoribbon tunnel fieldeffect transistor. As the scaling of the channel length continues, the design optimization of jl finfet with sub10 nm gate length was also required for the purpose of investigating the electrical characteristics in ultrashortchannel device because the device was more influenced by the sce such. Delivering the highest logic transistor density in the industry through the use of hyper scaling. Performance characterization of schottky tunneling graphene. The narrow gnr was achieved by the reactive ion etching rie technique, where. Cnt contacts in determining the performance of sub10 nm channel length transistors, signifying the need for.
To fabricate shortchannel graphene transistors, duan et al. Owing to the small dimension of the dna helical chains width nm, the sub 10 nm dimension can be easily achieved by designing the dna structure suitably. Thin graphene contacts helped maintain electrostatic control. On the other hand, measurements on 10nmwide graphene nanoribbons with e g.
The realization of sub10 nm gaps derives from a corrosion crack along the cleavage plane of bi2o3. Ieee electron device letters 1 graphene nanoribbon tunnel transistors qin zhang, tian fang, huili xing, alan seabaugh, and debdeep jena abstracta graphene nanoribbon gnr tunnel. A computational study of shortchannel effects in doublegate. In this study, the double gate junctionless jl graphene nanoribbon fieldeffect transistor gnrfet and its conventional counterpart cgnrfet are. Fieldeffect transistors with novel sandwiched ohmic contact for sub 10 nm nodes. Comparison between topgate hfo 2 and an al 2 o 3 hfo 2 bilayer shows significant improvement in device performance due to the insertion of the thin al 2 o 3 layer. In particular, ingaas nanowires with diameter of 5 nm and an aspect ratio 40 have been demonstrated, as shown in fig. Operating at terahertz frequencies with current saturation article pdf available in scientific reports 3. Highperformance sub10nm monolayer black phosphorene tunneling transistors. Owing to the small dimension of the dna helical chains width transistors. Pdf mos2 fieldeffect transistor with sub10nm channel length. As the channel length shrinks below the 10nm regime, emerging materials, junctionless technology, and multiplegate geometries provide an excellent combination to continue progress towards lowercost highperformance ultrascaled devices.
Pdf mos2 fieldeffect transistor with sub10nm channel. As the channel length shrinks below the 10 nm regime, emerging materials, junctionless technology, and multiple gate geometries provide an excellent combination to continue progress towards lowercost highperformance ultrascaled devices. This fabrication approach allows the preservation of. Another challenge to obtain functional sub 10 nm vnw transistors is contacting the tiny nw top. Acknowledgment this work was supported by the nsf center for energy efficient electronics science nsf award 0959514, lam. High quality sub10 nm highk dielectrics are deposited on top of mos2 and evaluated using a dualgate field effect transistor configuration. Here we report highperformance sub100 nm channel length graphene transistors fabricated using a selfaligned approach. A compact virtualsource model for carbon nanotube field. We estimated carrier mobility 200cm2vsand scattering mean free path 10nm in sub10 nm gnrs. Sub10 nm wide graphene nanoribbon fieldeffect transistors gnrfets are studied. Hsq, and patterned to form an etch mask defining the nanoribbon with a length of 500 nm. Performance characterization of schottky tunneling. Sub10 nm diameter ingaas vertical nanowire mosfets. Intels 10 nm process utilizes third generation finfet technology and is estimated to be a full generation ahead of other 10 nm technologies.
Comparison between topgate hfo2 and an al2o3hfo2 bilayer shows significant improvement in device performance due to the insertion of the thin al2o3 layer. A computational study of shortchannel effects in double. The device structure is schematically illustrated in fig. Sub 10 nm highk gate dielectrics are of critical importance in twodimensional transition metal dichalcogenides tmds transistors. However, the chemical inertness of tmds gives rise to a lot of pinholes in gate dielectrics, resulting in large gate leakage current. Ieee electron device letters 1 graphene nanoribbon tunnel. Simulation of 50nm gate graphene nanoribbon transistors. Sub10 nm highk gate dielectrics are of critical importance in twodimensional transition metal dichalcogenides tmds transistors. Pdf scaling carbon nanotube complementary transistors to. Pdf graphene transistors present and beyond researchgate. The use of hyper scaling on intels 10 nm technology. Scaling carbon nanotube complementary transistors to 5 nm gate lengths chenguang qiu, zhiyong zhang, mengmeng xiao, yingjun yang, donglai zhong, lianmao peng highperformance topgated carbon nanotube fieldeffect transistors cnt fets with a gate length of 5 nanometers can be fabricated that perform better than silicon. Fet becomes more pronounced as the gate length decreases.
The integration of sub10 nm gate oxide on mos 2 with ultra. Another challenge to obtain functional sub10 nm vnw transistors is contacting the tiny nw top. Highperformance sub10nm monolayer black phosphorene. Shortchannel field effect transistors with 9atom and. Graphene transistors and photodetectors the electrochemical. Dualgate mos2 transistors with sub10 nm topgate highk. Characteristics optimization of sub10 nm double gate. Characteristics optimization of sub10 nm double gate transistors. Tunneling fieldeffect transistors tfets based on 2d materials provide a possible scheme to extend moores lawdown to the sub10nm region owing to the electrostatic integrity and absence of dangling bonds in 2d materials. Ribbon widths between 3 and 10 nm are considered, corresponding to. Finally, the investigation of gnr fet with channel length below 10 nm is. Comparison between top gate hfo 2 and an al 2 o 3 hfo 2 bilayer shows significant improvement in device performance due to the insertion of the thin al 2 o 3 layer. The results show that the al 2 o 3 buffer layer improves. Towards sub10 nm diameter ingaas vertical nanowire mosfets.
Sub10 nm graphene nanoribbon tunnel fieldeffect transistor. Sub100 nm channel length graphene transistors request pdf. As the scaling of the channel length continues, the design optimization of jl finfet with sub 10 nm gate length was also required for the purpose of investigating the electrical characteristics in ultrashortchannel device because the device was more influenced by the sce such. Computational study of metalcontacts to beyondgraphene 2d. The best devices, corresponding to dg 4layer mos2fets with lsd15 nm, had an oniioff in excess of 10 6 and a minimum subthreshold. All sub10 nm gnrs afforded semiconducting fets without exception, with i oni off ratio up to 106 and onstate current density as high as 2000 a m. Scaling carbon nanotube complementary transistors to 5nm. One option for extending the performance of complementary metaloxide semiconductor cmos devices based on silicon technology is to use semiconducting carbon nanotubes as the gates.
Jun 19, 2018 high quality sub 10 nm highk dielectrics are deposited on top of mos 2 and evaluated using a dual gate field effect transistor configuration. Selfaligned fabrication of graphene rf transistors with t. As field effect transistors fets for advanced digital logic circuits approach the sub10 nm gate length regime, the device structure and channel material must account for multiple mechanisms. Jan 20, 2017 one option for extending the performance of complementary metaloxide semiconductor cmos devices based on silicon technology is to use semiconducting carbon nanotubes as the gates. A scaling trend study revealed that, compared with. Channel length scaling of mos2 mosfets han liu, adam t. Roomtemperature allsemiconducting sub10nm graphene. Here we report highperformance sub 100 nm channel length graphene transistors fabricated using a selfaligned approach. The operation of graphenendc devices depends strongly on the interface between.
305 391 995 1443 1513 1545 1464 1282 170 909 680 1242 278 96 299 738 1423 515 814 4 1344 1537 1464 520 258 933 283 1069 469 119 177 348 466 307 1224